aboutsummaryrefslogtreecommitdiff
path: root/riscv/include/asm/uprobes.h
diff options
context:
space:
mode:
authorPasha <pasha@member.fsf.org>2024-02-20 18:55:36 +0000
committerPasha <pasha@member.fsf.org>2024-02-20 18:55:36 +0000
commit6fca8abef7e6d7be1a9e6d93dd0f2b7fbc5b28e5 (patch)
tree9f5ccbaa6ec19ff5a42d9b3cde01f739e1d7c77d /riscv/include/asm/uprobes.h
parent5e0b8d508ed51004bd836384293be00950ee62c9 (diff)
downloadgnumach-riscv-6fca8abef7e6d7be1a9e6d93dd0f2b7fbc5b28e5.tar.gz
gnumach-riscv-6fca8abef7e6d7be1a9e6d93dd0f2b7fbc5b28e5.tar.bz2
initial risc-v exampleHEADmaster
Diffstat (limited to 'riscv/include/asm/uprobes.h')
-rw-r--r--riscv/include/asm/uprobes.h51
1 files changed, 51 insertions, 0 deletions
diff --git a/riscv/include/asm/uprobes.h b/riscv/include/asm/uprobes.h
new file mode 100644
index 0000000..3fc7ded
--- /dev/null
+++ b/riscv/include/asm/uprobes.h
@@ -0,0 +1,51 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#ifndef _ASM_RISCV_UPROBES_H
+#define _ASM_RISCV_UPROBES_H
+
+#include <asm/probes.h>
+#include <asm/patch.h>
+#include <asm/bug.h>
+
+#define MAX_UINSN_BYTES 8
+
+#ifdef CONFIG_RISCV_ISA_C
+#define UPROBE_SWBP_INSN __BUG_INSN_16
+#define UPROBE_SWBP_INSN_SIZE 2
+#else
+#define UPROBE_SWBP_INSN __BUG_INSN_32
+#define UPROBE_SWBP_INSN_SIZE 4
+#endif
+#define UPROBE_XOL_SLOT_BYTES MAX_UINSN_BYTES
+
+typedef u32 uprobe_opcode_t;
+
+struct arch_uprobe_task {
+ unsigned long saved_cause;
+};
+
+struct arch_uprobe {
+ union {
+ u8 insn[MAX_UINSN_BYTES];
+ u8 ixol[MAX_UINSN_BYTES];
+ };
+ struct arch_probe_insn api;
+ unsigned long insn_size;
+ bool simulate;
+};
+
+#ifdef CONFIG_UPROBES
+bool uprobe_breakpoint_handler(struct pt_regs *regs);
+bool uprobe_single_step_handler(struct pt_regs *regs);
+#else
+static inline bool uprobe_breakpoint_handler(struct pt_regs *regs)
+{
+ return false;
+}
+
+static inline bool uprobe_single_step_handler(struct pt_regs *regs)
+{
+ return false;
+}
+#endif /* CONFIG_UPROBES */
+#endif /* _ASM_RISCV_UPROBES_H */